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In this work, Ge-based high-hole-mobility transistor with Si compatibility is designed, and its
performance is evaluated. A 2-dimensional hole gas is effectively constructed by a AlGaAs/Ge/Si
heterojunction with a sufficiently large valence band offset. Moreover, an intrinsic Ge channel is
exploited so that high hole mobility is preserved without dopant scattering. Effects of design
parameters such as gate length, Ge channel thickness, and aluminum fraction in the barrier material
on device characteristics are thoroughly investigated through device simulations. A high on-current
above 30 lA/lm along with a low subthreshold swing was obtained from an optimized planar
device for low-power applications. VC 2013 Author(s). All article content, except where otherwise
noted, is licensed under a Creative Commons Attribution 3.0 Unported License.
[http://dx.doi.org/10.1063/1.4833295]
Germanium (Ge) is a material with versatility in both elec-
tronics and photonics due to its relatively high electron mobil-
ity (3900 cm2/Vs) compared with that of silicon (Si)
(1500 cm2/Vs) and its peculiar energy-band structure in that
a local conduction band (EC) minimum exists at the C valley
(k¼ 0 in the momentum space).1 Because of these virtues, Ge
has been adopted for a wide range of applications in
high-speed electronic devices and group-IV-based optical
components.2–6 Another merit of Ge is found in its promi-
nently high hole mobility among the most prevalent semicon-
ductors used for functional devices as shown in Table I.1,7–9
Although the smaller energy bandgap (Eg¼ 0.8 eV at the C
valley and 0.66 eV at the L valley) of Ge offers the opportunity
for fabricating photonic components in the infrared regime, it
has a drawback in that it makes it more difficult to realize
higher electrical reliability and endurance in metal-oxide-semi-
conductor field-effect transistors (MOSFETs).10–12 Also,
efforts are required prior to gate oxide deposition to passivate
the surface to suppress the interface leakage induced by the
instability of Ge dangling bonds.13–15
In the present study, a high-hole-mobility transistor
(HHMT) with an undoped Ge channel is designed and char-
acterized by device simulation.16 By using an intrinsic Ge
channel, there is no loss in hole mobility owing to dopant
scattering, and the leakage current by band-to-band tunneling
between the channel and drain is significantly reduced.
Following the configuration of conventional metal-
semiconductor FETs (MESFETs), the high-j dielectric used
as the gate oxide in Ge MOSFETs is replaced by an AlGaAs
epitaxial layer due to its small lattice mismatch with Ge,
which greatly simplifies the fabrication by eliminating com-
plicated steps for gate oxidation which substantially reduces
the mobility degradation owing to surface scattering.17
Moreover, the AlGaAs/Ge heterojunction is an ideal struc-
ture for the effective quantum confinement of holes to form
2-dimensional hole gas (2DHG) due to its large valence
band offset (DEV¼ 0.834þ 0.147x, where x is Al fraction in
AlGaAs for x< 0.45).18 At the same time, Ge has higher
graftability to Si, which realizes monolithic integration on a
Si platform with advanced electronic devices and optical
components.6,19,20
Figure 1(a) shows the schematic a real view of the simu-
lated Ge HHMT. Gate length (LG), Ge channel thickness
(TGe), and aluminum (Al) fraction have been treated as the
device variables. Al (work function¼ 4.06 eV) was used for
the gate metal. The p-type Si substrate had a doping concen-
tration of 1015 cm3 and pþ source and drain were doped at
1019 cm3. The pþ AlGaAs barrier had a thickness of 30 nm,
and its doping concentration was 1018 cm3. For higher ac-
curacy in the simulation, multiple models including field-
and concentration-dependent models, a Shockley–Read–Hall
recombination model, and a quantum model were activated
in cooperation. Figures 1(b) and 1(c) demonstrate the
simulated energy-band diagrams in the vertical (at the device
center) and lateral (across the Ge channel) directions, respec-
tively. In each figure, the upper and lower parts show
TABLE I. Comparison of hole mobilities of intrinsic semiconductors (units
in cm2/Vs).
Si GaAs InAs InP GaN SiC Ge
450 400 500 200 300 100 1900
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diagrams in the off- and on-states (off-state: VGS¼ 1.0V,
VDS¼ 0V; on-state: VGS¼VDS¼1.0V). It is assured from
the figures that the band arrangement for effective hole con-
finement is not interrupted in any circumstance, and that the
energy barrier seen by the free holes is completely lowered
by an operation voltage as small (in magnitude) as 1.0V.
Figure 1(d) illustrates the hole current density obtained by
simulation in a magnified view of the intrinsic Ge channel,
by which the formation of 2DHG is more tangibly con-
firmed. From a fabrication point of view, it might be a tricky
task to achieve seamless interfacing of the heterojunctions in
the HHMT and Ge/Si interface should be more challenging
than AlGaAs/Ge site since the lattice mismatch between Ge
and Si (4%) is much larger than that between AlGaAs and
Ge (within 0.08%). However, it is a relieving feature that the
conduction carriers of the HHMT are drifted along the
AlGaAs/Ge interface away from Ge/Si interface in its drive
mode, and further, a permissibly smooth relaxed Ge/Si
interface can be also obtained by a cyclic epitaxy technique
combining low-temperature growth and flash annealing.21
Figures 2(a)–2(c) show the electrical performances of a
Ge HHMT with varying LG from 500 nm down to 20 nm
with other design variables fixed at TGe¼ 10 nm and Al
fraction¼ 0.3. Figures 2(a) and 2(b) depict the transfer and
output characteristics of a device with LG¼ 200 nm. In the
transfer curves, it is observed that gate-induced drain leakage
(GIDL) by band-to-band tunneling is effectively suppressed,
and a steep subthreshold slope (SS) is obtained.
Subthreshold swing (S) is defined as the reciprocal of
the maximum instantaneous SS (in absolute value),
S¼ j[d(log10jIDj)/dVGSjmax]1j, as illustrated in the inset.
The extracted S under the given condition was less than
80mV/dec. The output curves are similar to typical curves of
p-type MOSFETs (PMOSFETs) and evenly spaced by VGS.
Figure 2(c) illustrates collectively the direct-current (DC) pa-
rameters as functions of LG. The on-state current (Ion) shows
a monotonic increase, while S is degraded as LG is scaled
down, where S values are checked only at the high drain
voltage (VDS)¼1.0V. Threshold voltage (Vth) becomes
positively higher, and drain-induced barrier lowering (DIBL)
increases as LG shrinks. Vth was defined by the
constant-current method at a reference ID of IRef¼ 107
A/lm, and DIBL was extracted mathematically from the
amount of Vth shift normalized by the VDS change (in
FIG. 1. Device configurations. (a) Areal view of the simulated device.
(b) Energy-band diagrams at the device center in the vertical direction
(upper: off-state, lower: on-state). (c) Energy-band diagrams along the chan-
nel beneath the AlGaAs/Ge interface (upper: off-state, lower: on-state).
(d) Formation of 2DHG at the on-state, VGS¼VDS¼1.0V.
FIG. 2. Electrical characteristics as a function of LG. Validation of Ge
HHMT by (a) transfer and (b) output characteristics from a device with
LG¼ 200 nm, TGe¼ 10 nm, and Al fraction¼ 0.3. (c) DC parameters as a
function of LG: Ion and S (upper); Vth and DIBL (lower) (TGe¼ 10 nm, Al
fraction¼ 0.3).
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absolute value), DIBL¼ jDVth/DVDSj ¼ j(VthjVDS¼1.0V
 VthjVDS¼50mV)/[1.0V  (50mV)]j (unit in V/V),
as indicated in Fig. 2(a). Although further device optimiza-
tion by geometrical rendering into a fin-shaped-channel FET
(FinFET), double-gate (DG) or multiple-gate (MuG) FET, a
nanowire FET would produce improvements in S and
DIBL,22–29 and it is an encouraging fact that high current
drivability reaching some tens of amperes per unit width has
been obtained from an unaltered in-plane Ge HHMT.
Figures 3(a)–3(c) illustrate the DC parameters for vary-
ing TGe from 5 nm to 100 nm keeping the other variables
constant at LG¼ 200 nm and Al fraction¼ 0.3. Figure 3(a)
depicts Ion and current ratio (Ion/Ioff, Ioff: off-state current) as
a function of TGe. Ion shows a monotonic increase with TGe
but the extremely thin channel below 10 nm needs to be
avoided to secure sufficient current drivability. It is noticea-
ble that the change in Ion by modulating TGe over 100 nm is
much larger than that by LG scaling over 500-nm range,
which implies that controlling TGe is more steering factor in
determining the current drivability of Ge HHMT. However,
the current ratio decreases with increasing TGe, and TGe
should be kept thin below the upper limit to obtain a high
current ratio. The trade-off relation between Ion and current
ratio implies that a large portion of optimal design should be
placed on TGe. S is plotted as a function of TGe in Fig. 3(b).
To obtain a small swing (tentatively, with a reference of
100mV/dec), TGe needs to be kept thin below 40 nm. This
supports that the swing characteristics of Ge HHMT would
be superior to those of Ge PMOSFETs fabricated on Ge bulk
substrate. Along with S, Ioff can also play a role as an index
of gate controllability in a thin-body electron device. Figure
3(c) depicts Ioff as a function of TGe. Ioff is linearly scaled
with TGe since Ioff would be proportional to the area (device
width (constant¼ 1lm)  TGe) normal to hole flux assuming
that the gate has complete controllability over the thin Ge
channel, which leads to a plot of Ioff as a linear function of
TGe. Ioff increases with TGe linearly up to TGe¼ 30 nm; how-
ever, the plot shows a hyperlinear trend above that thickness,
as indicated by the linear and actual lines in Figure 3(c). It is
implied that TGe needs to be falling into the permissible
range (green box in the figure) in order to have a strong gate
controllability over the channel. Considering the overall
results, TGe is a crucial design variable that should be opti-
mally determined, possibly with a permissible range of
TGe¼ 10 nm to 30 nm, for higher current drivability and
strong gate controllability.
Figures 4(a)–4(c) demonstrate the effects of the Al frac-
tion in the AlGaAs barrier material on the current character-
istics of the Ge HHMT. The other variables were kept
constant at LG¼ 200 nm and TGe¼ 10 nm. Compared with
the previous two design variables, the Al fraction has a rela-
tively small effect on the device performance. The change in
Ion was as small as 2 lA/lm, and the current ratio also
showed a small change of 105, which is below a percent
order change compared with the base value of 107 over the
full sweep of the Al fraction from 0 to 1, as shown in Figure
4(a). S is also almost invariable with the Al fraction, as
shown in Figure 4(b), where the change in S is found to be
only 3mV/dec by the full scaling of the Al fraction. A rela-
tively more distinguishable change is observed by modulat-
ing the Al fraction in the Vth shift, as plotted in Figure 4(c).
However, its effect on Vth is still smaller than that of another
variable, LG. These results ensure that the electrical perform-
ance of the Ge HHMT has a strong tolerance against devia-
tion in the Al fraction that might occur during the epitaxy
process; this is another advantage of the device, even from a
more practical point of view.
We optimally designed a silicon-compatible AlGaAs/
Ge/Si heterojunction HHMT considering the channel length,
channel thickness, and Al fraction of the barrier. It has been
confirmed that an effective quantum confinement of holes
forming a 2DHG was achieved by the material system,
which confirms the feasibility of the device for low-power
applications. Improved reliability, simpler fabrication, higher
current drivability that eliminates both dopant and surface
scattering, and stronger process tolerance make the Ge
HHMT favorable and highly competitive with conventional
Si CMOS and Ge PMOSFETs.
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FIG. 3. Electrical characteristics as a function of TGe (LG¼ 200 nm, Al
fraction¼ 0.3). (a) Ion and current ratio (Ion/Ioff). (b) S. (c) Ioff.
FIG. 4. Electrical characteristics as a function of Al fraction (LG¼ 200 nm,
TGe¼ 10 nm). (a) Ion and current ratio (Ion/Ioff). (b) S. (c) Vth.
222102-3 Cho et al. Appl. Phys. Lett. 103, 222102 (2013)
 This article is copyrighted as indicated in the article. Reuse of AIP content is subject to the terms at: http://scitation.aip.org/termsconditions. Downloaded to IP:  114.70.7.203
On: Tue, 10 Dec 2013 01:26:58
1S. M. Sze, Physics of Semiconductor Devices, 2nd ed. (John Wiley &
Sons, Inc., New York, 1981), pp. 13, 849.
2C. R. Selvakumar and B. Hecht, IEEE Electron Device Lett. 12, 444 (1991).
3Y. Kamata, Mater. Today 11, 30 (2008).
4Y.-H. Kuo, Y. K. Lee, Y. Ge, S. Ren, J. E. Roth, T. I. Kamins, D. A. B.
Miller, and J. S. Harris, Nature 437, 1334 (2005).
5O. Fidaner, A. K. Okyay, J. E. Roth, R. K. Schaevitz, Y.-H. Kuo, K. C.
Saraswat, J. S. Harris, Jr., and D. A. B. Miller, IEEE Photonics Technol.
Lett. 19, 1631 (2007).
6S. Cho, B.-G. Park, C. Yang, S. Cheung, E. Yoon, T. I. Kamins, S. J. B.
Yoo, and J. S. Harris, Jr., Opt. Express 20, 14921 (2012).
7C. Claeys and E. Simoen, Germanium-Based Technologies: From
Materials to Devices (Elsevier, Oxford, 2007), p. 368.
8D. J. As, D. Schikora, A. Greiner, M. Lubbers, J. Mimkes, and K. Lischka,
Phys. Rev. B 54, R11118 (1996).
9W. J. Schaffer, H. S. Kong, G. H. Negley, and J. W. Palmour, Proceedings
of the 5th Conference on Silicon Carbide and Related Materials, Institute
of Physics Conference Series Vol. 137, edited by M. G. Spencer (Institute
of Physics Publishing, London, 1994), pp. 155–159.
10M. K. Husain, X. V. Li, and C. H. de Groot, IEEE Trans. Electron Devices
56, 499 (2009).
11C.-W. Chen, C.-T. Chung, J.-Y. Tzeng, P.-H. Li, P.-S. Chang, C.-H.
Chien, and G.-L. Luo, IEEE Trans. Electron Devices 60, 1334 (2013).
12W. Rindner, Appl. Phys. Lett. 6, 225 (1965).
13S. J. Whang, S. J. Lee, F. Gao, N. Wu, C. X. Zhu, J. S. Pan, L. J.
Tang, and D. L. Kwong, Tech. Dig.-Int. Electron Devices Meet. 2004,
307–310.
14W.-S. Jung, J. H. Nam, J.-Y. J. Lin, S. Ryu, A. Nainani, and K. C. Saraswat,
in Proceedings of 2012 International Silicon-Germanium Technology and
Device Meeting (ISTDM), Berkeley, USA, 4–6 June 2012 (The Institute of
Electrical and Electronics Engineers, 2012), pp. 1–2.
15M. Zhao, R. Liang, J. Wang, and J. Xu, Appl. Phys. Lett. 102, 142906
(2013).
16Atlas User’s Manual: Device Simulation Software (Silvaco, Inc., Santa
Clara, USA, 2013).
17W. Liu, Fundamentals of III-V Devices: HBTs, MESFETs, and
HFETs/HEMTs (John Wiley & Sons, Inc., New York, 1999), pp. 330–345.
18J. S. Harris, Jr., Class Notes from EE327 Properties of Semiconductor
Materials (Stanford University, 2013).
19S. Cho, S. H. Park, B.-G. Park, and J. S. Harris, Jr., in Proceedings of 2011
International Semiconductor Device Research Symposium (ISDRS),
College Park, USA, 7–9 December 2011 (The Institute of Electrical and
Electronics Engineers, 2011), pp. 1–2.
20S. Cho, I. M. Kang, T. I. Kamins, B.-G. Park, and J. S. Harris, Jr., Appl.
Phys. Lett. 99, 243505 (2011).
21A. Nayfeh, “Heteroepitaxial Growth of Relaxed Germanium on Silicon,”
Ph.D. dissertation (Stanford University, 2006).
22International Technology Roadmap for Semiconductors (ITRS), 2011 ed.,
Process Integration, Devices & Structures (PIDS) Chapter (2011).
23B.-G. Park, S. W. Hwang, and Y. J. Park, Nanoelectronic Devices
(Pan Stanford Publishing Pte. Ltd., Singapore, 2012), pp. 228–239,
274–283.
24B.-G. Park, J. Y. Song, J. P. Kim, H. Jeong, J. H. Lee, and S. Cho,
Microelectron. J. 40, 769 (2009).
25Y. Taur, IEEE Electron Device Lett. 21, 245 (2000).
26J. S. Lee, S. Cho, B.-G. Park, J. S. Harris, and I. M. Kang, J. Semicond.
Technol. Sci. 12, 230 (2012).
27M.-S. Lee, S.-M. Joe, J.-G. Yun, H. Shin, B.-G. Park, S.-S. Park, and J.-H.
Lee, J. Semicond. Technol. Sci. 12, 360 (2012).
28C.-W. Lee, A. Afzalian, N. D. Akhavan, R. Yan, I. Ferain, and J.-P.
Colinge, Appl. Phys. Lett. 94, 053511 (2009).
29P. Razavi and G. Fagas, Appl. Phys. Lett. 103, 063506 (2013).
222102-4 Cho et al. Appl. Phys. Lett. 103, 222102 (2013)
 This article is copyrighted as indicated in the article. Reuse of AIP content is subject to the terms at: http://scitation.aip.org/termsconditions. Downloaded to IP:  114.70.7.203
On: Tue, 10 Dec 2013 01:26:58
